index1

VHDL Basic & Advanced Application

제 1 장 Combinational Logic
    [1] 1BIT AND GATE
    [2] 1BIT OR GATE
    [3] 1BIT NAND GATE
    [4] 1BIT NOR GATE
    [5] 1BIT XOR GATE
    [6] 1BIT XNOR GATE
    [7] 1BIT NOT
    [8] HALF ADD_1BIT
    [9] MUX 2to1_1BIT
    [10] MUX 2to1_4BIT
    [11] MUX 2to1_8BIT
    [12] MUX 4to1_1BIT
    [13] MUX 4to1_2BIT
    [14] MUX 4to1_4BIT
    [15] MUX 6to1_4BIT
    [16] MUX 4to1_8BIT
    [17] MUX 4to1_4BIT_ENABLE
    [18] DECODER 2 to 4
    [19] DECODER 4 to 2
    [20] DECODER 3to8
    [21] DECODER 3to8 ENABLE

제 2 장 FLIP FLOP & LATCH
    [1] DFF_Rising Edge
    [2] DFF_Falling Edge
    [3] DLATCH_Enable 1
    [4] DLATCH_Enable 0
    [5] DFF_Rising Edge_Asynchronous Reset
    [6] DFF_Rising Edge_Asynchronous Preset
    [7] DFF_Rising Edge_Asynchronous Reset Preset
    [8] D-Latch Asynchronous Reset

제 3 장 OPERATION
    [1] Adder_Integer Type 4bit
    [2] Adder_Integer Type 4bit_2
    [3] Adder_Integer Type 8bit
    [4] Subtraction_4bit
    [5] Subtraction_8bit
    [6] Multiplication_4bit
    [7] ADDER_4bit_4Input
    [8] ADDER_4bit_4Input_2
    [9] AND_1bit_3Input

제 4 장 ADVANCED
    [1] Parity_Check_var
    [2] Parity_Check_xor
    [3] UP Counter_2bit
    [4] UP Counter_3bit
    [5] UP Counter_4bit
    [6] UP Counter_8bit
    [7] UP Counter time
    [8] DOWN Counter_4bit
    [9] DOWN Counter_8bit
    [10] UP/DOWN Counter_4bit
    [11] UP/DOWN Counter_8bit
    [12] Johnson Counter_5bit
    [13] Gray Counter_3bit
    [14] Ring Counter_4bit
    [15] Counter 999
    [16] Full Adder 1
    [17] Full Adder 2
    [18] Full Adder_4bit
    [19] Full Adder_1bit
    [20] Pipeadder_8bit
    [21] PipeSubtration_8bit
    [22] Pipe adder subtration
    [23] Binary Coded Decimal_4bit
    [24] Multiplier_4by4
    [25] T Flipflop
    [26] Tri-state Buffer
    [27] Mealy Machine1
    [28] Mealy Machine3
    [29] Moore Machine

자료실
     ASIC_VHDL_BASIC.pdf
     VHDL강좌
     vhdl_hlp.zip
     IEEE Standard VHDL Language Reference Manual
     GoodKook's VHDL Tutorial
     GoodKook's VHDL Readings
     VHDL FAQ
     GoodKook's VHDL Model Archives
     ePanorama VHDL

[email protected]

[ HOME | NEXT ]